Font Size: a A A

Hardware System Design Of Broadband Phased-Array Doppler Velocity Log

Posted on:2020-01-28Degree:MasterType:Thesis
Country:ChinaCandidate:F C MiaoFull Text:PDF
GTID:2392330575978931Subject:Engineering
Abstract/Summary:PDF Full Text Request
The 21 st century is a period facing the ocean.Some of the world's major powers are facing the emergence of marine resources,which is also facing the problem of maritime security.Towards the ocean requires precise navigation and positioning technology,and the Doppler Velocity Log instrument plays an important role in navigation of ships and underwater submersibles.Compared with other navigation equipment,Doppler Velocity Log has the characteristics of high precision,long distance of action and anti-electromagnetic interference.The Doppler Velocity Log has a wide range of applications in both military and civilian applications.The high precision and integrated miniaturization of the equipment is the development direction of the Doppler Velocity Log.Based on this background,this thesis first introduces the phenomenon of Doppler velocity measurement,as well as the problems and solutions in the principle of velocity measurement.The advantages of phased array in the Doppler velocity measurement process are introduced.And the transmitter,receiver,digital processing circuit and simulator of the wideband phased-array Doppler Velocity Log are designed.According to the technical requirements of the sonar system,the circuit design scheme of the transmitter,receiver and digital signal processor is given through the scheme argumentation.The design of the transmitter includes logic circuit,driver circuit,class D power amplifier circuit,transformer design and storage capacitor selection.The design of the receiver includes an amplifying circuit,a beam forming circuit,a variable gain circuit,and a filter.The digital signal processor is mainly composed of three TI company C5000 series DSP chip configuration circuits and a logic controller circuit of Altera Corporation MAX7000 A series CPLD chip.In order to verify the performance of the hardware system,the signal attenuation circuit and power attenuation circuit of the simulator are designed.Finally,the circuit performance index test and the pool test experiment of the whole machine performance were performed on the completed hardware circuit.The test results meet the expected technical specifications.
Keywords/Search Tags:Doppler Velocity Log, Transmitter, Receiver, Filter
PDF Full Text Request
Related items