Font Size: a A A

Research And Implementation Of Radar Signal Sorting And ASP Estimating

Posted on:2016-02-10Degree:MasterType:Thesis
Country:ChinaCandidate:Y D JiaFull Text:PDF
GTID:2348330536967708Subject:Information and Communication Engineering
Abstract/Summary:PDF Full Text Request
Radar signal sorting is one of the key parts of electronic support measure and electronic intelligence.The results of radar signal sorting can be important intelligence support for radar electronic counter measure.The hardware implementation of radar signal sorting is researched in this paper based on FPGA and DSP.Next,the antenna scan period(ASP)is estimated based on the sorting results.FPGA preprocess the radar pulse signal including measuring the parameters of the pulse signal and generating the PDW.DSP implement the radar signal sorting and ASP estimating.The main contents of this paper is below.1.Radar pulse signal sorting technology is researched in the first part of this paper.The signal parameters which are used in pulse signal sorting and the characteristic of PRI are introduced and then K-means and its improved algorithm is researched and simulated with MATLAB in presorting.In the procedure of main sorting,dynamic associative,CDIF and SDIF algorithm are researched and their pros and cons are analyzed and simulated.2.Research of ASP(Antenna Scan Period)estimating.Two algorithms are studied: one uses TOA time and the other uses PA sequence.The performance of the two methods are analyzed and simulated.3.This paper introduces the details of the implementation of the system based on FPGA and DSP.Signal sampling,preprocessing with FPGA and algorithm implementation with DSP are deep studied in this paper.4.A detailed test is made to verify that the system can work properly.The test includes data transfer module,pulse signal sorting and ASP estimating.The test results show that the system can work stable and effective.
Keywords/Search Tags:radar signal sorting, pulse repetition interval, pulse description word, antenna scan period, FPGA, DSP
PDF Full Text Request
Related items