Font Size: a A A

Design And Realization Of2D Graphics Acceleration Module

Posted on:2014-05-29Degree:MasterType:Thesis
Country:ChinaCandidate:Y ZhouFull Text:PDF
GTID:2268330425484190Subject:Software engineering
Abstract/Summary:PDF Full Text Request
In the modern display system, the graph processing tasks will be separated fromCPU and given to GPU (Graphics Processing Unit) to process, which becomes thebasic structure of the entire graphics display system. With the upgrade of computerhardware, as well as the continuous progress of integrated circuit’s manufacturingtechnology and the development of technological level, the graphics processor alsohas further improvements in its structure and performance, the embedded terminalsystem arewidely used in various fields, such as aviation, navigation, medicalinstrument, measuring instrument, mobile communication.Nowadays, graphics processor technology is mainly monopolized by some chipgiants.However, in our country the application and research on the graphics processorhas large gap compared with the international advanced level, which will lead toinformation security of our country severely disciplined by others. Therefore theresearch on graphics processor with independent intellectual property rights,especially the graphics processor in embedded field, has a very importantsignificance.In this thesis,a2D graphics acceleration module is designed by filling thehorizontal line. It is designed to implement the line, triangle, oval and other basic2Dgraphics rendering. The main work is as follows:First,The basic structure of2D graphics acceleration module is analyzed. Inaddition, we design2D graphics accelerating engine’s function and structure, theassembly line work between each module, and elaborate the internal link betweeneach function module and realization method in detail.Then,Basic algorithms for2D graphics are studied and thesuitable algorithm forhardware implementation is selected. What’s more, the Verilog is used to complete theprimitive rendering code design of the algorithm, which include cutting algorithm ofprimitive pretreatment unit, the general Bresenham algorithm of straight line, theweighted area sampling anti-aliasing algorithm of straight segment, the ellipsegeneration algorithm of halfway point, triangle block filling algorithm and the copy ofblock, etc.Finaly,On the modelsim environment, we simulate each module’s function andverify the validity of the system logic. For the2D graphics IP, we do simulation onphysical platform FPGA, and analyze the graphics’ performance as well. The results show that the2D graphics acceleration module have good compatibilitywith othercontrol module, what more, the graphic processing speed of embedded systems issignificantly increased.
Keywords/Search Tags:GPU, graphics acceleration, 2D Graphics, horizontal line, antialiasing, FPGA
PDF Full Text Request
Related items