Font Size: a A A

Design Of Solid State Recorder Based On FPGA Technology

Posted on:2013-07-09Degree:MasterType:Thesis
Country:ChinaCandidate:W WeiFull Text:PDF
GTID:2232330374999965Subject:Measurement technology and equipment
Abstract/Summary:
Solid state recorder is one of the essential equipent, what is used in aircraft flight test, flight process in a variety of dynamic parameter acquisition, information transmission and recording.Based on the solid state recorder application background and data flow, with Altera Arrial II GX EP2AGX125EF35C5ES and Stratix II GX EP2SGX60DF780C4as the core,the paper mainly detailed designs the record in the collecting card and a controller card, and applys to the solid state recorder bus designed principles, modular hardware structure and software design.According to the recorder bus designed principles and modular design requirements,the detailed elaborated the recorder definition bus,bus,bus selection,and bus of high spped transmission theory,master controller card and card hardware structure,interface module for data transmission between the logic design, the timming simulation and analysis of test machine,data analysis and other aspects of the detailed exposition.The paper describes the acquisition card and cotroller card,what has been used for solid state recorder,recording data spped of240MByte/s,and dpwnload the data speed is22MByte/s.In this paper,the key technologies are summarized as follows:According to the characteristics of solid staterecorder,we put forward a special data transmission bus high spped serial bus,the bus only need two3meters long cable connection in the corresponding board,through the board within the parameters set to complete the high-spped data transmission,not the tradutional sense of the address bus.Through the analysis of the traditional transmission method of bus transfer rate,recorder to record data recording data using differential bus waht source synchonous data transmission method,greatly inproves the recorder internal data transfer rate.The design proper uses of FPGA internal integrated cache technology, saving the external hardware resources, and through asynchronous FIFO greatly improves the storage and acquisition rate does not match the situation.It also solves the cross clock domain caused by temporal problems.Through the data frame section processing,the frame can make the giant frame orderly into subframes,and storded in the corresponding memory card;the memory card is read out of the subframes of the order of reconstruction,restore it to the store before the giant frame.The realization of data storage and read completely right.Using the PCIE interface card connecting bridge module realazation exchage data with local. Using PCIE bus to realize the high-spped data transmission, compared with the previous USB, PCI transmission rate greatly improved.
Keywords/Search Tags:High speed solid state recorder, Data acquisition card, Control cardFPGA
Related items