Font Size: a A A

Monopulse Secondary Radar Transponder Decoding System Developed

Posted on:2008-03-30Degree:MasterType:Thesis
Country:ChinaCandidate:Q J DingFull Text:PDF
GTID:2208360245962099Subject:Electronics and Communications Engineering
Abstract/Summary:PDF Full Text Request
Secondary Surveillance Radar is playing a crucial role in the domains of Air Traffic Control and Identification Friend or Foe. The performance of Responding Signal Decoding System directly affects the usage of Secondary Surveillance Radar, the security in Air Traffic Control and the result of the military affairs. Therefore, the manufacturers all around the world make a great effort to develop excellent Secondary Surveillance Radar and Responding Signal Decoding System.The dissertation describes the background of the subject and the application; expatiates the development of Secondary Surveillance Radar; introduces the theory of Monopulse Secondary Surveillance Radar; illuminates the configuration and application of FPGA manufactured by the company of ALTERA; mainly interprets the function and the design of the Monopulse Secondary Surveillance Radar Responding Signal Decoding System, also the data processing flow of the Responding Signal Decoding System, so that they constitute the whole Responding Signal Decoding System.During the project developing, the Responding Signal Decoding System uses the wireless software design idea for refence, uses the advanced FPGA (Field Programmable Gate Array) chip and PC104 computer to establish the system. Integrating the Responding Signal Decoding System in a single super scale integrated circuit FPGA that called SOPC (System on Programmable Chip) makes the system flexible, adaptive, integrated, reliable and extensible. Using the PC104 computer for data processing makes the system effective, real-time and powerful, enhances data processing ability, and overcomes the disadvantage of the former inefficient and unreliable system that based on the separated components and low integrated chip.In this subject, I took the responsibility of reasoning the project, analyzing the system performance, testing the system, mainly studying the arithmetic of the Responding Signal Decoding System. After the arithmetic researching, system designing, testing and observing for more than a year, the project has passed expertise appraisal, achieved the demand and gained good performance expected before.
Keywords/Search Tags:MSSR, Responding signal decoding, Data processing, FPGA
PDF Full Text Request
Related items