Font Size: a A A

The FPGA Design For The Edge Node And Core Node In OBS And LOBS Network

Posted on:2007-03-04Degree:MasterType:Thesis
Country:ChinaCandidate:L GanFull Text:PDF
GTID:2178360185967657Subject:Electromagnetic fields and microwave
Abstract/Summary:PDF Full Text Request
With the development of Internet and the presence of new traffic, the internet traffic is under fast growing. Facing the diverse and paroxysmal Internet traffic, OBS (Optical Burst Switching) technology, which provides rapid resource allocating and high network usage efficiency with relatively not so strict optical technology requirement, can support high burst and high rate traffic effectively. Also, LOBS (Label Optical Burst Switching), combing the MPLS (Multi Protocol Label Switch) and OBS technologies, is more flexible and efficient. OBS and LOBS networks are all composed of the edge nodes.This paper, supported by the national 863 project, "OBS key technologies and experimental system" and "LOBS key technologies and experimental system", provides the FPGA solution and implementation, especially the realization of the Time Scheduling Algorithms on FPGA.In this paper, a novel hardware solution to the time scheduling algorithm is proposed based on FPGA and VHDL language, and the Time Scheduling Algorithm Module with LAUC-VF Strategy is constructed by cycling and dispersing the time as well as using the technologies such as "node information register + static chain", the "main control module", parallel searching of several chains and "request-answer" mechanism.The Time Scheduling Algorithm Module has been used in the edge node of OBS test bed successfully. The used resource of FPGA (<8000 LEs), the speed (>130 MHz), the precise timing and the longest scheduling time (LAUC-VF Strategy < 2.3us), definitely illuminate the high capability of the design. Also, this module has been used in the core node of the LOBS test bed, which shows the flexibility and expansibility of the design.
Keywords/Search Tags:OBS, LOBS, Time Scheduling Algorithms, FPGA, single chain, Edge Node, Core Node
PDF Full Text Request
Related items