Font Size: a A A

Design And Application Of Memory Controller Based On FPGA

Posted on:2011-07-16Degree:MasterType:Thesis
Country:ChinaCandidate:G N ZhaoFull Text:PDF
GTID:2178360305471973Subject:Communication and Information System
Abstract/Summary:PDF Full Text Request
Currently, SDR SDRAM, DDR SDRAM and DDR2 SDRAM still occupy the main market of high-speed storage devices, and they have been widely used in consumer electronic products,communication products and embedded systems due to great advantages,such as inexpensive price, big capacity and high speed.Therefore if a memory controller suitable to SDR SDRAM, DDR SDRAM and DDR2 SDRAM is made to greatly facilitate design application development and application in different systems, it will have great utility.Based on the study of technical document about SDR SDRAM,DDR SDRA and DDR2 SDRAM formulated by JEDEC, this paper concluded a set of infrastructure for the three memory controllers above by analyzing their internal modules, operation commands and workflow. Through the TOP-DOWN design method, it also realized logical descriptions for each function module in VHDL, and verified each function by synthetic simulation. Then by using Xilinx's Spartan3 FPGA, hardware verification for SDR SDRAM,DDR SDRAM and DDR2 SDRAM as well as application research in an CMOS image capture system is achieved. The key points in this paper contain several aspects as follows:1. The crucial technologies of the memory controllers such as Structure,Interface andTiming are explored,and research on the Key technical features inside SDR, DDR and DDR2 controller。2. The structure of the general-purpose memory controller divided in terms of clock generation module, control module, command module, instruction decoding module and data path module, as well as the analysis and design for the structure and implementation of each module.3. Using a TOP-DOWN design method and the RTL design accomplishment for each module in VHDL.4. The function simulation by Modelsim as well as the synthesized and logical optimization under Synplify Pro.5. The structure of a hardware simulation platform for each memory controller based on Spartan-3 FPGA of Xilinx corporation and the accomplishment of simulation verification for memory controllers.6. The accomplishment of application research on memory controller in an CMOS image capture system.This thesis fully discussed the design principle and implementation of memory controllers suitable to SDR SDRAM,DDR SDRAM and DDR2 SDRAM .Memory Controllers in this paper not only easy to operate, but also favor memory control mainly referring to SDR SDRAM,DDR SDRAM and DDR2 SDRAM control with the characteristics of applicability and practicability. In view of the result from an image acquisition system, the structure of this memory controller as well as its design can both fulfill the practical engineering requirement.
Keywords/Search Tags:SDR SDRAM, DDR SDRAM, DDR2 SDRAM, controller, FPGA
PDF Full Text Request
Related items