| This thesis presents an approach for validation of the communication architecture for future System on Chip (SoC). It considers the different topologies, routing techniques and traffic patterns for generation of transactions. Experimental results for different network configurations, traffic patterns demonstrate and validate the functionality of routers in Networks-on-Chips. |
