Font Size: a A A

Processing Of Layout And Research On Interconnect Lines Optimization Technology For Integrated Circuit

Posted on:2012-07-24Degree:DoctorType:Dissertation
Country:ChinaCandidate:L Y HanFull Text:PDF
GTID:1118330362452932Subject:Microelectronics and Solid State Electronics
Abstract/Summary:PDF Full Text Request
With the development of integrated circuit to large scale stage, integrated circuit technology comes into sub-micron and even nano stage. Interconnect lines become the main restrictive factors of layout area in integrated circuit, at the same time the processing of layout image becomes more and more important in the extraction of performance and failure analysis on integrated circuit. This paper mainly studies the restoration and extraction technology of layout image and some placement and routing algorithms in the physical design of integrated circuit. This is as follows:Various methods including Lucy-Richardson(LR), the Wiener filter and Lagrangian least squares filtering, are explored to recover the clear layout from fuzzy NAND and other integrated circuit layout image. The applications and their advantages and disadvantages of various methods are given. Finally, the fuzzy integrated circuit image is recovered.Feature extraction of integrated circuit layout is researched. Wires, active area and polycrystalline silicon area and so on have been separated. The gray processing are finished for PMOS tubes, NAND and inverter layout using threshold image segmentation method. The features of each diffusion layer and conductor layer are studied. P doping, active area, metal layers, polycrystalline silicon layers and so on are extracted according to the grey value. Hereby, the compositions of IC design and functions of various parts can been determined.Wave propagation is analyzed to realize automatic routing software. The routing software on integrated circuit including regional marks, automatically searching, sheering obstacles area, determining the end point coordinates, returning to find the starting points is developed. A single-point and multi-points connection can be implemented by the software.IC placement optimization algorithm based on genetic algorithm is studied to optimize integrated circuit layout. Placement of power and ground network is optimized combined with the characteristics of the power and ground network by the improvement of module placement. Modules are set in according to priority order and the optimization area is obtained in the modular design of VLSI.The optimization routing in two-terminal wire and multi-terminal wires is achieved using the ant colony algorithm and considering the signal crosstalk. The ant algorithm is improved in two aspects of next region selection and pheromone updating. The improved algorithm with crosstalk minimum optimizes the routing result by the shortest time according to the signal transmission.Main innovation points as follows:â… . It is found that the integrated circuit layout almost can not been recovered from the fuzzy image in the present of noise by Lucy-Richardson method. The Wiener filter is an effect method for the denoising, but obviously it is not enough for receiving clear image. The Lagrange least squares filtering is the most for restoration of the integrated circuit layout.â…¡. Layout optimization, routing optimization and automatic routing software are finished independently. This software achieves functions of commercial software and has strong suitability and flexibility.
Keywords/Search Tags:integrated circuits, noise, routing, layout, ant colony algorithm, genetic algorithm
PDF Full Text Request
Related items