phase Locked Loop(PLL) - Globe Thesis

Font Size: a A A

Keyword [phase Locked Loop(PLL)] Result: 61 - 73 \| Page: 4 of 4
61.	Design Of A Clock And Data Recovery Circuit Based On A Delay-and Phase-Locked Loop
62.	Design Of Wideband And Adaptive Bandwidth Phase-locked Loop Circuit Applied To TDC
63.	Design And Realization Of A Frequncy Synthesizerapplied To The Caesium Atomic Clock
64.	Design And Implementation Of Ultra-broadband Receiver Channel
65.	Design And Hardware Implementation Of Portable FMCW Radar System
66.	Research On External Local Oscillator Of Massive MIMO Communication Systems
67.	A Design Of Wideband Phase-locked Loop Circuit Applied To Array TDC
68.	Design Of Low Phase Noise Frequency Agile Rate Source Based On FPGA Control
69.	A 20 GHz silicon germanium-HBT phase locked loop (PLL) for serial link applications
70.	Delay flip-flop (DFF) metastability impact on clock and data recovery (CDR) and phase-locked loop (PLL) circuits
71.	Phase locked loop (PLL) - based clock and data recovery circuit (CDR) using calibrated delay flip flop (DFF)
72.	Research On Key Techniques Of CMOS Terahertz Wireless Transceivers
73.	Research On Charge Pump Phase Locked Loop Technology In High Speed SerDes Circuit
<<First <Prev Next> Last>> Jump to