Font Size: a A A
Keyword [charge-pump]
Result: 181 - 200 | Page: 10 of 10
181. Charge-Pump PLL Z-domain Analysis And Low Noise Design
182. Design Of A 2.5GHz PLL Clock Generator
183. The High Voltage Generation System Design In Nano-Crystal Memory
184. Design Of White LED Driver Circuit With High Efficiency Based On The Charge Pump
185. A Low Power Power Management System For Passive RFID Tag Chip
186. Modeling And Design Of Fractional-N Frequency Synthesizers
187. The Design On A Low Jitter CMOS Phase Locked Loop
188. Study On Critical Techniques Of Fractional-N PLL In Application Of UHF RFID Reader
189. The Design And Realization Of The RF/Analog Frontend And Low Power EEPROM For Ultra High Frequency Identification Tag Chip
190. Design Of A 27M CMOS Frequency Synthesizer With Phase-locked Loop Technology
191. The Design And Implementation Of EEPROM Applied In SoC Chip
192. An Improved 512bit Eeprom IP For RFID Tag IC
193. The Design Of RF SoC In Internet Of Things
194. Research And Design Of New Type Of Charge Pump PLL
195. A Design Of Wide-band Analog Delay-locked Loop
196. Design And Research Of A Delay Locked Loop For Clock Generator
197. The Design And Realization Of A Hign-performance Charge-pump PLL
198. Study And Design Of Conditioning Circuit For Capacitive MEMS Microphone
199. The Analysis And Design Of High-Stability480MHz PLL For USB2.0
200. Research And Design Of Low-Jitter Wide-Tuning Range Charge-Pump Phase-Lock Loops
  <<First  <Prev  Next>  Last>>  Jump to