phase Locked Loop(PLL) - Globe Thesis

Keyword [phase Locked Loop(PLL)] Result: 41 - 60 \| Page: 3 of 4
41.	The Design And Implementation Of S-band Frequency Synthesizer
42.	Used In Radio Frequency (rf) Wireless Communication System Of Multimode Scores Points Frequency Synthesis Device Design And Research
43.	Based On The 65 Nm Cmos Technology Of Millimeter Wave Phase-locked Source Study
44.	L-band Sweep Frequency Source And S-band Frequency Channel Design
45.	Design Of1.2Gbps CMOS Clock And Data Recovery Circuit For The Serial Communication
46.	Design Of IP Core Of True Random Number Based On PLL
47.	Design And Research Of A Radiation-hardend Phase-locked-loop
48.	Parameters Estimation Of Self-interference Signals In Overlapping Carrier Techniques Based On Constant Envelope Modulation
49.	Design And Implementation Of Multifunctional Multiplexer Based On FPGA
50.	Research And Design Of A Continuous-rate Based-PLL Clock And Data Recovery Circuit
51.	The Design And Realization Of Broadband Frequency Source
52.	L-Band Sub-Ouncer Low Phase Noise PLL Frenquency Synthesizer
53.	Research And Implementation Of Wideband High Resolution Frequency Synthesizer
54.	Design And Implementation Of Modular Multifunctional Multiplexer
55.	A Study Of Period Jitter Induced By Power Supply Noise Of CMOS Phase Locked Loop
56.	Research And Design Of A Ultra-High Speed Parallel Clock And Data Recovery Circuit
57.	The Analysis And Design Of X Band FMCW Radar RF Front-end
58.	Research On Wideband Frequency Synthesis Technology Based On Cascaded Offset Phase-Locked Loop
59.	Design Of Phase Locked Loop For External Synchronous DC-DC Converters
60.	Study And Design Of Multiplying Delay-locked Loop
<<First <Prev Next> Last>> Jump to