Clock and Data Recovery - Globe Thesis

Keyword [Clock and Data Recovery] Result: 41 - 60 \| Page: 3 of 5
41.	Design Of Eight-phase VCO For High-Speed SerDes Application
42.	Clock And Data Recovery Circuit Design Of Optical Receiver Chip
43.	Research And Design Of Key Technologies Of SerDes Receiver
44.	Research On High Speed Serial Data Acuisition And Recovery Technology Based On FPGA
45.	The Design And Implemention Of A Clock And Data Recovery Circuit Based On 65nm CMOS Technology
46.	Research And Design Of Clock And Data Recovery In High-speed SerDes
47.	Design Of A Clock And Data Recovery Circuit Based On A Delay-and Phase-Locked Loop
48.	Research On Key Technology Of 2Gbps Clock Data Recovery Circuit
49.	Research And Implementation Of High-speed Optical Receiver Front End And Clock And Data Recovery Circuits
50.	Analysis And Design Of High-speed Clock And Data Recovery Circuit Base On 40nm CMOS Technology
51.	Research On Key Techniques Of High Speed Clock And Data Recovery Circuits For 60GHz QPSK Receiver
52.	A 40 Gb/s PAM4 Serdes Receiver In 65nm CMOS Technology
53.	Design Of Clock Data Recovery Circuit In High Speed Serial Interface
54.	Research And Design Of A Clock And Data Recovery Circuit For High-speed Communication
55.	Research And Design Of 25Gb/s Reference-Less Full-Rate CDRs In 40nm CMOS Technology
56.	All-digital Clock and Data Recovery architectures
57.	A 10 Gb/s receiver with equalizer and clock and data recovery circuit
58.	An estimation approach to clock and data recovery
59.	Burst-mode clock and data recovery with FEC for passive optical networks
60.	Clock and data recovery circuits for 10 giga-bit-per-second broadband receivers in 0.18mum CMOS
<<First <Prev Next> Last>> Jump to