Clock and Data Recovery - Globe Thesis

Keyword [Clock and Data Recovery] Result: 21 - 40 \| Page: 2 of 5
21.	Research And Design Of A2.5Gb/s PS/PI-based Half-Rate Clock And Data Recovery Circuit
22.	Research And Design Of A Continuous-rate Based-PLL Clock And Data Recovery Circuit
23.	Research And Design Of High Performance Oversampling CDRs
24.	Design Of PI Based Clock And Data Recovery Circuit For Serdes
25.	Design Of Low-power 50Mbps Clock And Data Recovery Circuit
26.	Design Of Multichannel And Hign-speed Clock And Data Recovery Circuit
27.	The Key Circuits Design Of High-speed SERDES Interface
28.	Design Of CDR And FFE In 20Gb/S High-Speed SerDes
29.	A Research On Clock And Data Recovery Based On LVDS Interface
30.	Research And Design Of A Ultra-High Speed Parallel Clock And Data Recovery Circuit
31.	Research Of Clock And Data Recovery Circuit Based On Ultra Wide Band Communication
32.	Optimal Design Of Clock And Data Recovery Circuit For 40Gb/s SerDes
33.	Design Of Low Power Clock And Data Recovery Circuit Applied In SerDes Receiving System
34.	Design Of A 2.5Gb/s All-digital CDR And A Wide-Range Digital Control Oscillator
35.	Key Technologies Research Of 12.5Gb/S SerDes Receiver And High-speed Low-power Demultiplexer
36.	Research On The Stability Of Clock And Data Recovery Circuit Under Radiation Environment
37.	Key Technique Research And Design Of Energy-Efficient Low-Jitter Clock And Data Recovery Circuit
38.	The Key Circuit Design Of FT-SerDes CDR
39.	The Research Of Radiation-Hardened-By-Design High-Speed Clock And Data Recovery Circuit
40.	A System-level Verification Of Clock Data Recovery Based On UVM
<<First <Prev Next> Last>> Jump to