Font Size: a A A

Development of large-area and multilevel nanoimprint lithography and the application in MOSFETs

Posted on:2002-06-22Degree:Ph.DType:Thesis
University:Princeton UniversityCandidate:Zhang, WeiFull Text:PDF
GTID:2468390014950421Subject:Engineering
Abstract/Summary:
Nanoimprint lithography (NIL) is a sub-100 nm lithography with high throughput and low cost, which is needed for nanostructure engineering. This thesis developed large area imprint and multilevel alignment of NIL, and demonstrated working MOSFETs over 4&inches; wafer with all (4) layers fabricated by NIL.; The development of large area imprint requires a flat resist surface for uniform pattern transfer over large area. Factors, which affect the surface variation of resist during imprint, such as resist viscosity, substrate shear strengths of mask and wafer, imprint pressure, and surface friction, were investigated. An imprint principle named as TOM (Top of Mark), which uses inert gas to apply uniform pressure during imprint, has been developed, and demonstrated to greatly improve resist flow during imprint. Uniform large area imprint was achieved over whole 4&inches; wafers with the TOM imprint and resists of good flow capability.; A multilevel NIL system, which consists of a contact aligner, a transportation holder and an imprint machine of TOM imprint principle, has been developed. Sub-micron alignment accuracy over 4&inches; wafers by multilevel NIL was demonstrated on the system. Issues critical to achieving multilevel NIL, such as imprint machine, relative thermal expansion, wafer bending and resists, were discussed. The process of multilevel NIL developed in the thesis has the potential to achieve sub-100 nm alignment accuracy over 4&inches; wafers.; Operating MOSFETs over 4&inches; wafer with all (4) layers fabricated by NIL was demonstrated. The 4-level NIL process, consisting of a single layer NIL and three multilevel NIL, defined “active area”, “gate”, “Via”, and “metal contact” of the MOSFETs. Sub-micron overlay accuracy over the whole 4&inches; wafer for the MOSFETs was achieved in the fabrication.; High-resolution electron beam lithography (EBL) is studied in this thesis, since it is used to make high-resolution NIL masks. Metal dot array of 4–7 nm diameters and 30 nm period was demonstrated by EBL using polymethyl methacrylate (PMMA) as a positive resist and lift-off. Polystyrene grating with 15 nm line width and 30 nm period was demonstrated by EBL using polystyrene as a negative resist.
Keywords/Search Tags:Imprint, NIL, Lithography, Mosfets, Large, Area, EBL, Demonstrated
Related items