Font Size: a A A

Efficient test relaxation techniques for combinational logic circuits

Posted on:2003-02-27Degree:M.SType:Thesis
University:King Fahd University of Petroleum and Minerals (Saudi Arabia)Candidate:Al-Suwaiyan, Ali Saleh MohammedFull Text:PDF
GTID:2468390011485709Subject:Engineering
Abstract/Summary:
The significant advancement in VLSI technology has made System-On-Chip (SOC) designs very popular. One of the most challenging problems in testing SOCs is dealing with the large volume of test data. There have been two methods to release this problem, namely, test compaction and test compression. Many compression techniques assume relaxed test set in order to achieve high compression ratios. In this work, we address the problem of generating a relaxed test set from a given test set. A Bitwise Relaxation (BR) technique can be used to solve this problem. However, the BR technique is very slow for large circuits. Another way to obtain a relaxed test set is to generate the test set using dynamic compaction technique. Dynamic compaction is slow as well, and generating the relaxed test set using this method slows down the ATPG process. Furthermore, dynamic compaction can not be used to relax an existing test set. Thus, the only existing solution to the test relaxation problem is the BR method. In this work, we propose three efficient techniques to solve the test set relaxation problem. We also propose cost functions to guide the selection in maximizing the number of extracted x's. The proposed techniques are faster than the BR method by several orders of magnitude. They also obtain comparable results with the BR method.
Keywords/Search Tags:Test, BR method, Relaxation, Techniques, Problem
Related items