Font Size: a A A

The Design And Implementation Of A Color Space Conversion Algorithm Based On FPGA

Posted on:2018-11-01Degree:MasterType:Thesis
Country:ChinaCandidate:B W DingFull Text:PDF
GTID:2348330515485687Subject:Integrated circuit engineering
Abstract/Summary:PDF Full Text Request
As the good performances of hardware at accelerating image processing,in recent years,more image processing systems choose Field Programmable Gate Array(FPGA)as the main image processing units.CMOS sensor is usually used to reduce cost and complexity in the manufacturing of digital cameras.Each pixel consists of red,green and blue components.Color space conversion means that the data in one color space is converted into the corresponding data in another color space.The purpose is to distinguish the color components such as hue and saturation in the image.Current domestic and foreign research status in digital image preprocessing are introduced firstly.Then the basic principles of several common color space conversion algorithms are analyzed.Software is used to test the performance of these algorithms.This paper focuses on the hardware implementation and optimization of RGB color space conversion into HSI color space algorithm.With top-down design approach,the digital image preprocessing is divided into several modules.The RTL design of the modules,including divider module,three input minimum value module,RGB conversion YCbCr color space module,RGB conversion HSI color space module,is completed by Verilog HDL.The functional simulation is processed using Modelsim software.Design synthesis,placement and routing are completed with Vivado,which gives the structure of the RTL structure and the report of logic resources consumption.The results of functional simulation and FPGA verification show that the color space conversion algorithm designed in this paper satisfies the design requirements.The shortcomings of the design and future research direction are pointed out at the end of the paper.
Keywords/Search Tags:Color space, Digital image processing, FPGA
PDF Full Text Request
Related items