Font Size:
a
A
A
Keyword [vernier delay line]
Result: 1 - 3 | Page: 1 of 1
1.
Design And Implementation Of A Phase-locked Loop With Built-in-jitter Measurement Circuit In65nm Process
2.
Design And Implementation Of Time-To-Digital Converter In 0.18μm CMOS Technology
3.
Research On High-resolution Time Interval Measurement Technology
<<First
<Prev Next>
Last>>
Jump to
