timing closure - Globe Thesis

Font Size: a A A

Keyword [timing closure] Result: 1 - 20 \| Page: 1 of 2
1.	Interconnect Models And Layout-Oriented Design Methods And Delay/Power Optimization Methods In SOC Design
2.	Hard Core Modeling And The Key Techniques Of Physical Design In VDSM SOC
3.	The Hierachical Physical Design Based On QX Multi-core Chip
4.	Clock Tree Synthesis Based On EOC Phy
5.	Physical Design Of YHFT-DX L2Cache In65nm Process
6.	Physical Design Of CPU Core With Several Millions Gates Under65Nanometer Process
7.	The Physical Design And Timing Optimization Of High-Performance DSP Core In 40nm Process
8.	Touch Programmable High-order Modulation Signal Generator Based On UCGui Graphic Interface
9.	Clock Tree Optimazation And Design For Manufacture In A 0.13?m Cmos Core
10.	Digital Back-end Design Of RF Chip With Optimizing IR-Drop And Clock Tree
11.	Research On Timing Closure Between Different Analysis Mode Based On Innovus
12.	Design Of Digital Interface Circuit In ?-?ADC And Research Of Backend Implementation
13.	Timing Optimization Design Of Large-Capacity On-Chip Memory And Memory Interface Based On 28nm CMOS Technology
14.	Research And Verification On STA Method Of GPU On 16nm Process
15.	Research On Key Technology Of Timing Closure For Wide Voltage Range Circuit
16.	Synthesis and verification of digital circuits using functional simulation and Boolean satisfiability
17.	Techniques for timing closure on high-speed Field Programmable Gate Arrays
18.	Layout aware synthesis
19.	Timing Analysis And Optimization Design Of Digital Chip Based On 12nm Process
20.	Research On Timing Optimization And Timing Clourse Based On SOC
<<First <Prev Next> Last>> Jump to