Font Size:
a
A
A
Keyword [test wrapper]
Result: 1 - 8 | Page: 1 of 1
1.
Research On Test Architectures Of Reusable IP Core And SOC (System On A Chip)
2.
Research On Design For Testability And Test Techniques Of Network-on-Chip System
3.
Research On SoC Test Optimization And Application Technology
4.
Research Of Scan Chain Inserting And Test Wrapper Installing In IP Core Design For Testability
5.
Test Wrapper Optimization Technique Of 3D Embedded Cores
6.
Research On The Diagnosis And Fault-tolerant Technology Of The Faults On Part Of Key Links For NoC
7.
A Research Of Path-based Test Method For Network-on-Chip
8.
Research On Optimization Method Of Testing Time And Cost Of Three-dimensional System-on-chip
<<First
<Prev Next>
Last>>
Jump to
