Font Size:
a
A
A
Keyword [shift register]
Result: 81 - 93 | Page: 5 of 5
81.
Boolean-network-based Analysis And Synthesis Of Pseudo-random Sequence Generators
82.
28Gbps SerDes TX Module Design Based On 28nm Technology
83.
FPGA Implementation Of 5g NR LDPC Encoder
84.
On Fast Algorithms For Generating De Bruijn Sequences Efficiently
85.
The Nonlinear Complexity Profile Of A Class Of Automatic Sequences
86.
Construction Of Binary De Bruijn Sequences
87.
Research And Design Of Application Specific Instruction Set Processor For Commercial Cryptography Algorithm
88.
Nonlinear Complexity Of A Class Of Automatic Sequences
89.
Design Of Stream Cipher Based On FCSR Cascade Structure
90.
Research And Design Of Two-state Configurable Physical Unclonable Function Circuit
91.
Fast Generation Of Universal Cycles With Constrained Weights
92.
Design And Analysis Of Stream Ciphers Based On Grain-Like Algorithm Structure
93.
Flash-based FPGA Programmable Globalnetwork As Well Design And Research Of Clock Conditioning Circuits
<<First
<Prev
Next>
Last>>
Jump to
