Font Size: a A A
Keyword [power electronics]
Result: 41 - 60 | Page: 3 of 4
41. Reliability Mechanism Related To Defects In GaN-based Power Electronics Devices
42. Research On Broadband Equivalent Circuit Model Of High Power IGBT Module
43. Numerical And Experimental Study On The Heat Dissipation Of High-power Electronics Based On Loop Heat Pipe
44. Research On Junction Temperature Estimation In IGBT Modules Based On Multi-model
45. Research On Modeling And FPGA Resource Optimization Methods Of Power Electronics Hardware-in-the-Loop Simulation System
46. Silicon carbide DMOSFET characterization and evaluation for power electronics applications
47. Self-Timed Circuits, Memories, and Power Electronics for High-Ripple Energy Harvesting Power Supplies
48. Reduced-order modeling of power electronics components and systems
49. Thermo-mechanical analysis of a three-dimensional package in microelectronics and cooling technologies for an IGBT thermal tester in power electronics
50. Analytical model development for LC Parasitic estimation in power electronics circuits
51. Evaluation of various die-attachment materials and processes for power electronics packaging
52. Real time simulation on multiple DSP platforms
53. A stochastic approach to digital control design and implementation in power electronics
54. High quality silicon carbide epitaxial growth by novel fluorosilane gas chemistry for next generation high power electronics
55. Novel interface based on the gating signal averaging method for accurate hardware-in-the-loop testing of digital controllers for power electronics applications
56. Characterization and cancellation of high-frequency parasitics for EMI filters and noise separators in power electronics applications
57. Sensor failure detection and reconfiguration for self-healing power electronics control
58. Integrated flip-chip flex-circuit packaging for power electronics applications
59. Synchronization to disturbed AC utility network signals in power electronics applications
60. Design and analyses of a dimple array interconnect technique for power electronics packaging
  <<First  <Prev  Next>  Last>>  Jump to