Font Size:
a
A
A
Keyword [parity-check matrix]
Result: 41 - 53 | Page: 3 of 3
41.
IRA-LDPC Codes Construction Based On Finite Cyclic Group
42.
Key Technology And Verification Of 800Mbps Throughput Parallel Coding And Decoding For LDPC Code
43.
On The Girth Of Structured IRA-LDPC Codes
44.
Research On Measurement Matrices Construction Of Compressed Sensing And Its Application
45.
The Design Of RA Codes Encoder And Decoder Based On FPGA
46.
Construction Of Low Density Parity-Check Code With Low Cyclic Complexity And Implementation With FPGA
47.
Research And Verification On Key Techniques Of Rate-compatible LDPC Enoding And Decoding
48.
Design And Application Of QC-LDPC Code In Coding And Cooperation System
49.
The Research And Implementation Of Efficient Error Correction Technology For On-chip Memory
50.
Research Of Recognition And Analysis Technology Of LDPC Code
51.
Research On Blind Identification Algorithms Of Linear Block Code Parameters
52.
General Decoder Architecture Design For Multimode Terminals
53.
The Research Of LPDC Codes Blind Recognition
<<First
<Prev
Next>
Last>>
Jump to
