Font Size: a A A
Keyword [logical effort]
Result: 1 - 6 | Page: 1 of 1
1. Research On Low Power Memory Design And Implementation In ROM
2. Research And Full Custom Design Of High Performance Arithmetic And Logical Unit
3. Research On Semi-custom Design Method Of High-performance Parallel Multiplier
4. Low Power Flip-flop Design And Optimization Based On 28nm Process
5. Design Of Quasi-Delay-Insensitive Asynchronous Cell Library At 40nm CMOS Technology
6. The Study On The GasP Family Of Asynchronous Circuits Design Method With Logical Effort
  <<First  <Prev  Next>  Last>>  Jump to