Font Size:
a
A
A
Keyword [locked loop]
Result: 61 - 80 | Page: 4 of 10
61.
Study And Design Of A Lower-Voltage, Lower-Power, Higher-Stability CMOS Phase Locked Loop
62.
Research And Implementation Of A DLL Based High Frequency Clock Generator
63.
Research Of Clock Deskewing And Clock Phase Optimization
64.
Design And Implementation On Algorithm Of Digitized Carrier Synchronization Loop
65.
Research On All Digital Phase-Locked Loop With High Precision Automatic Modulus Control
66.
Analysis And Application Of MOSFET Mismatch
67.
Design And Implementation Of A New Type Digital And Programmable Frequency Synthesizer
68.
Study Of Fluorescence Lifetime Optical Fiber Thermometry System And Signal Processing
69.
622MH_z CCPLL Design Of 0.6μm CMOS Technics
70.
FPGA-based Wireless Communications System Design And Research
71.
A Research And Its Implementation On Synchronization Technology In The Fields Of Communication Net For Specialized Purpose
72.
Restraint Model Based On Cyclic-correlation For Doppler In The Multiplex System
73.
Data Acquisition And Image Processing System Of High Resolution Imaging Sonar
74.
The Research Of The Method Of Photoelectric Signal Compensation For High-precision Shaft Encoder
75.
The Design Of A Subharmonic Sampling Phase-Locked Oscillator
76.
An All-Digital Phase-Locked Loop IP Core For System-On-Chip
77.
Design And Application Of A High Frequency Synthesizer In The Frequency-hop System
78.
Research On Symbol Synchronization In WiMAX
79.
Research On The Clock Recovery Chips In 10Gbit/s SDH/SONET And 10-Gigabit Ethernet
80.
Research On Receiving Systems Of Ultraviolet Ray Voice Communication
<<First
<Prev
Next>
Last>>
Jump to
