controlled delay - Globe Thesis

Font Size: a A A

Keyword [controlled delay] Result: 1 - 10 \| Page: 1 of 1
1.	Research And Implementation Of A DLL Based High Frequency Clock Generator
2.	The Research And Implementation Of DLL In PHY Of DDR3 SDRAM Controller
3.	.32-bit Microprocessor Digital Cmos Delay The Phase-locked Loop Design
4.	The Design Of Wide-range All Digital Successive Approximation Register-controlled Delay-locked Loop
5.	A Design Of The New Successive Approximation Register-controlled Delay Locked Loop
6.	An Improved Controlled Delay Algorithm For Active Queue Management
7.	A Low Voltage SAR ADC Based On Voltage Controlled Delay Line And Bypass Logic
8.	The Radiation-harden Design Of Master-slave DLL For DDR3 SDRAM PHY
9.	The Design And Implementation Of A Clock Generator Based On DLL
10.	On-chip Capacitance PLL Frequency Synthesizer With Loop Stability Compensation Based On Voltage Control Delay Line
<<First <Prev Next> Last>> Jump to