Font Size:
a
A
A
Keyword [clock and data recovery circuit (CDR)]
Result: 1 - 2 | Page: 1 of 1
1.
Design Of1.2Gbps CMOS Clock And Data Recovery Circuit For The Serial Communication
2.
Phase locked loop (PLL) - based clock and data recovery circuit (CDR) using calibrated delay flip flop (DFF)
<<First
<Prev Next>
Last>>
Jump to
