Font Size:
a
A
A
Keyword [circuit delay]
Result: 1 - 16 | Page: 1 of 1
1.
Study On Timing Characterization Analysis Method Considering Global False Path Of SoC
2.
Digital Circuit Delay Testability Design Study,
3.
Research On Transmit-receive Circuit And The Key Techniques Of Phased Array Ultrasonic Technology
4.
Research On Test Path Selection For Combinational Circuit Considering Degradation Effect
5.
Design Of Mixed-signal Equalizer On 60GHz Millimeter-Wave Communication System
6.
Research On High-performance And Wide-band Delay Line
7.
Design And Verification Of Circuit To Gauge Standard Cell Delay Timing
8.
The Design And Implementation Of A Clock Generator Based On DLL
9.
Design And Implementation Of Chaotic Memristive System Based On FPGA
10.
Validation of circuit delay post fabrication
11.
Evaluation of delay mismatch due to process variations in CMOS integrated circuits
12.
Modeling circuit delay and stability in nanometer CMOS technologies
13.
Piecewise linear delay modeling of digital VLSI circuits
14.
Delay/power modeling and optimization techniques for low-power FinFET logic circuits and architectures
15.
Phase locked loop (PLL) - based clock and data recovery circuit (CDR) using calibrated delay flip flop (DFF)
16.
Research On Tor Communication Performance Optimization Method Based On Circuit Delay Estimation
<<First
<Prev Next>
Last>>
Jump to
