Font Size:
a
A
A
Keyword [VLSI Implementation]
Result: 121 - 126 | Page: 7 of 7
121.
Research On Decoding Algorithm And Architecture Design For Polar Codes
122.
Research On Algorithm And VLSI Implementation For Very High Throughput WLAN Receiver
123.
Research On High-performance Forward Error Correction Code (FEC) Decoding Algorithm And Its VLSI Implementation In Digital Communication Systems
124.
Research On Digital Signal Processing And VLSI Implementation Of 3GPP LTE Downlink Receiving System
125.
Research On Hardware IP Core Protection Based On Orthogonal Obfuscation
126.
Keyword-spotting-oriented Low-power BWN Optimization And VLSI Implementation
<<First
<Prev
Next>
Last>>
Jump to
