Font Size: a A A
Keyword [Test Reuse]
Result: 1 - 6 | Page: 1 of 1
1. Research On Test Architectures Of Reusable IP Core And SOC (System On A Chip)
2. Research On Design For Testability And Test Techniques Of Network-on-Chip System
3. Research And Implementation On A Reuse-Oriented Software Test Design Model
4. Study Of Digital SOC Test Technology Based On Embedded Core Test Reuse
5. Software Test Reuse Management Subsystem Design And Implementation
6. The Key Technologies Of Low-power Parallel Scan Test And Memory Self-Test
  <<First  <Prev  Next>  Last>>  Jump to