Successive Approximation register - Globe Thesis

Keyword [Successive Approximation register] Result: 61 - 80 \| Page: 4 of 6
61.	Research And Design On High-Speed Time-interleaved Analog-to-Digital Converters
62.	Design And Simulation Of A Low Power Successive Approximation Register Analog To Digital Converter
63.	Research And Design On 10bit High Speed Low Power SAR ADC In 55nm
64.	A Study Of Analog-to-Digital Converter Based On Sigma-Delta Noise-shaping Scheme
65.	A 14-bit Analog-to-Digital Converter With On-Chip Self-Calibrated Reference Voltages For Remote Sensing Application
66.	Research On Column-parallel Fully Differential SAR/SS ADC In CMOS Image Sensor
67.	Research On Key Technologies Of Single-channel High-speed Low-power SAR ADC
68.	Calibration And Implementation Of A High Resolution Successive Approximation Register Analog To Digital Converter
69.	Design And Research Of A 12-Bit SAR ADC With Redundancy
70.	A SAR ADC Capacitance Mismatch Calibration Technique Based On Metastability Detection
71.	Research And Design Of Dual-loop Digital LDO Based On ADC+SAR
72.	Design Of 12-bit Successive Approximation Register Analog-to-digital Converter
73.	Design Of 10-bit Low Power Successive Approximation Register Analog-to-digital Converter
74.	Design Of 10bit 200KS/s Low Power SAR ADC
75.	High-speed And Low-power Research On Pipelined-SAR ADC
76.	The Design And Implementation Of 8-Channel 12-Bit 1MS/s SAR ADC
77.	A New Calibration Method Based On PN-Code-Injection For Capacitor Mismatch In SAR ADCs
78.	Research And Design Of An High-precision Adc For Image Sensor
79.	Research On Key Technology Of Successive-Approximation-register Analog-to-Digital Converter (SAR ADC)
80.	Research And Design Of Digital Calibration Technique For Pipelined Successive Approximation Analog-to-Digital Conversion
<<First <Prev Next> Last>> Jump to