Font Size:
a
A
A
Keyword [Successive Approximation Register]
Result: 101 - 112 | Page: 6 of 6
101.
Design Of A 16-bit Low Power SAR ADC
102.
Research And Design Of Key Technologies For Low-voltage And High-efficiency Analog-to-digital Converters
103.
Research On Structure And Circuit Technology Of Low Power Successive Approximation Register Analog-to-Digital Converter
104.
Study And Design Of High-Precision Successive Approximation Register Analog-to-digital Convert
105.
Research On Structure And Circuit Technology Of High-speed Successive Approximation Register Analog-to-Digital Converter
106.
Design Of High Precision 14-bit Successive Approximation Register ADC
107.
Research On High Level Models And Circuit Technologies Of Noise Shaping Successive Approximation Register Analog-to-Digital Converter
108.
A Research Of Novel Incremental Noise-shaping Successive Approximation Register Analog-to-Digital Converter
109.
Research On Key Technologies Of High-speed And High Energy-efficiency SAR ADC
110.
Research And Design Of A SAR ADC With Capacitor Mismatch Calibration
111.
Research And Design On A 12 Bits 100MS/s Successive Approximation Register ADC
112.
Research And Design Of A Hybrid Successive Approximation Register Analog-to-digital Converter
<<First
<Prev
Next>
Last>>
Jump to