Font Size:
a
A
A
Keyword [SerDes]
Result: 101 - 120 | Page: 6 of 7
101.
Research On Onboard Processing Technology Of Long Linear IRFPA
102.
Design And Implementation Of An Integrated ATE Platform For High-speed Serdes Interface Testing
103.
Experimental Evaluation and Comparison of Time-Multiplexed Multi-FPGA Routing Architecture
104.
A high-speed inter-process communication architecture for FPGA-based hardware acceleration of molecular dynamics
105.
SerDes Interface Circuit Design Of Gigabit Ethernet
106.
Research On Clock And Data Recovery Circuit For High Speed SerDes
107.
Research And Chip Design Of High Speed Adaptive Continuous Time Linear Equalizer
108.
Research On The Core Circuit Of CDR In High Speed SerDes
109.
28Gbps SerDes TX Module Design Based On 28nm Technology
110.
Design Of Controller For 16Gbps SerDes
111.
Research On Charge Pump Phase Locked Loop Technology In High Speed SerDes Circuit
112.
Design Of High Power-efficiency,Low Jitter Clock Data Recovery Circuit
113.
Design And Research Of SerDes Chip Applied In D-RoF System
114.
Design Of Clock And Data Recovery Circuit For 40Gb/s Serdes
115.
Design And Implementation Of Two-speed SerDes Chip
116.
Research And Implementation Of High-speed Ser Des Interface Chip Testing Technology
117.
Design Of High Speed Interface Transceiver For CMOS Image Sensor
118.
Research On Key Techniques For High-speed Dual-mode SerDes Receiver
119.
Research And Logic Design Of Video Cascade Splicer Based On FPGA
120.
Design Of High Speed And Low Jitter Clock Data Recovery Circuit Without Reference Clock
<<First
<Prev
Next>
Last>>
Jump to
