Font Size: a A A
Keyword [Phase-locked-loop]
Result: 81 - 100 | Page: 5 of 10
81. Research And Development Of The CPPLL And Its IP Core Realization
82. Research On Receiving Systems Of Wireless Optical Communication
83. The Design Of Front-end Of Radar Signal Resource Based On DDS
84. The Research And Design Of CMOS High-powered Electric Charge Pump PLL
85. Design Of Wideband Phase Lock Loop Filter
86. Software Design On The Full Digital Controlled Active Power Filter
87. Design Of Fast Locking Charge Pump Phase-Locked Loops
88. Design Of CMOS Integrated Phase-Locked Loop Frequency Synthesizer
89. Design And Investigation Of Optical Modem Digital Signal Processor Based On CPLD
90. Research Of Phase-Coherent Communications And Adaptive Equalization For UWA Channels
91. The Study And Design Of CMOS High-speed Phase Locked Loop
92. Design Of A Serial LVDS Transceiver Chipset
93. The Design Of Digital Circuits In CMOS Charge-Pump Phase-Locked Loop
94. Research And Realization Of A High-performance VHF Frequency Synthesizer Based On DDS Hybrid PLL
95. Interface Circuit Design And Test For MEMS Resonant Microcantilever Biological Sensors
96. Design Of Phase-locked Loop For USB2.0 Application
97. The Extended Research On Bussgang Blind Equalization Algorithm
98. Research Of Three-Phase Emergency Power Supply Based On DSP
99. Design And Application Of Low Jitter Phase Locked Loop
100. A 1.25Gb/s Clock And Data Recovery Circuit Used In Gigabit Ethernet
  <<First  <Prev  Next>  Last>>  Jump to