Font Size:
a
A
A
Keyword [Parallel Decoder]
Result: 1 - 15 | Page: 1 of 1
1.
FPGA Implementation For Encoder And Decoder Of Quasi-Cyclic Low-Density Parity-Check Codes
2.
Design Of H.264 Parallel Decoder Based On GPU
3.
Part Of The Qc-of Ldpc Parallel Decoder Design And Implementation
4.
Research On APP-Based Decoding Algorithm For Low-Density Parity Check Codes And The Hardware Implementaion Of Full-Parallel Decoder
5.
Dtmb System In The Design And Implementation Of Ldpc Decoder
6.
Study Of Dual Normalized Min-sum Algorithm And Its Partial Parallel Architecture
7.
Research On Turbo Decoding Algorithm Based On Parallel Computing Architecture
8.
High Throughput Encoding And Decoding Algorithm On Turbo Product Codes And FPGA-Based Implementation
9.
Study On Parallel Decoders Of LDPC Codes And CUDA-based Implementation
10.
Research And Implementation Of Layered-Full-Parallel Decoder Of QC-LDPC Codes
11.
The Parallel Decoder For HEVC Based On CPU+GPU Heterogeneous Platform
12.
High Efficient LDPC Deocder Design For HINOC 2.0 System
13.
Research On LDPC Codes Parallel Decoder Under Multi-core Technology
14.
Research On Decoding Algorithm And Architecture Design For Polar Codes
15.
Implementation And Verification Of HDLC Protocol Parallel Decoder
<<First
<Prev Next>
Last>>
Jump to
