Font Size: a A A
Keyword [Networks-on-Chip]
Result: 61 - 78 | Page: 4 of 4
61. Networks-on-Chip: Modeling, System-Level Abstraction, and Application-Specific Architecture Customization
62. Architectures and applications of dynamic packet switched networks-on-chip with a focus on low density parity code decoding
63. Throughput-Driven Design of Networks-on-Chip
64. Architectures and design automation for photonic networks on chip
65. Accurate Estimators and Optimizers for Networks-on-Chip
66. Mitigation of hardware trojan attacks on Networks-on-Chip
67. Reliability-aware and energy-efficient system level design for networks-on-chip
68. Routing and Topology Reconfiguration for Networks-on-Chip's Runtime Health
69. Towards The Design And Optimization Of Real-time Systems On Networks-on-chip
70. Research On High-Performance And Deadlock-Free Routing Algorithms In Mesh-Based Networks-on-chip
71. Research And Optimization On Communication Reliability Of Optical Networks-on-chip
72. Research On Shared Cache Access Fairness For Many-Core Processor
73. The Research Of Asynchronous Crossbar Network And Routing Algorithm
74. Research On IP Core Mapping Algorithms For Optical Network-on-Chip
75. Research Of Adaptive Routing Based On Dijkstra Algorithm In Optical Networks-on-Chip
76. Analysis And Optimization Of Physical Characteristics Of Optical Networks-on-chip Based On The Minimum Loss Routing Algorithm
77. Research On Efficient Adaptive Routing Technology For Networks-on-Chip
78. On Task Mapping Algorithm For Co-optimizing Computation And Communication Performance In Networks-on-chip
  <<First  <Prev  Next>  Last>>  Jump to