Font Size: a A A
Keyword [Network-on-Chip]
Result: 61 - 80 | Page: 4 of 10
61. The Key Technology Of Asynchronous Routing Node In Network On Chip
62. Design Multi-Processor System Based On Network-on-Chip Architecture
63. Research On Low-swing Interconnect For NoC
64. Design Of Network-on-chip For Homogeneous Multi-processors
65. Layout Algorithm Based On Optimization Of Spatial Characteristics
66. TORUS Architecture Research On 3d Network-on-chip
67. The Research And Development Of Placement Algorithm For Network On Chip
68. The Design And Simulation Of Topology On Network On Chips
69. Studies On Low-Cost Test Methodologies For Network On Chip
70. The Research On Noc Communication Architecture Test Methods
71. Drenoc:research And Implementation Of Dynamically Reconfigurable Computing System Based-on Network-on-chip
72. Research On Generalized Petersen Graph Based Network On Chip Architecture
73. Research On Technology Of Low Power Test Schedule Based On Network On Chip
74. Research On The Problem Of Hot Spot And The Routing Method For Fault-tolerant In Network On Chip
75. Research Of Architecture For Network-on-chip Based On Dynamic Buffer Management
76. Research Of NoC Mapping Problem Based On Particle Swarm Optimization Algorithm
77. Research On Construction Of Network Topology And On-Chip Router For Network On Chip (NOC)
78. Coding Based Research And Design On Reliability In Network On Chip Interconnects
79. Research On Power And Delay Model In High-Perfomance Low-Power NoC Design
80. Research On Dynamic Routing For Network On Chip With QoS Guarantees
  <<First  <Prev  Next>  Last>>  Jump to