Font Size:
a
A
A
Keyword [Network-on-Chip]
Result: 41 - 60 | Page: 3 of 10
41.
Design Of NoC System Based On Or1200
42.
Efficient Network On Chip Architecture: Router Inside The Core
43.
Research On Node Coding And Routing Algorithm For Network-on-Chip
44.
NoC Test Ports Selecting Method And Research Of Dmesh Topology
45.
Design And Implementation Of The Dual-core Resource In Network-on-Chip
46.
System Model For Network On Chip
47.
Study And Implement Of Energy Efficient Routing Algorithm Based On Network On Chip
48.
Design Of NoC Performance Evaluation Platform
49.
Design-for-Testability Optimal Strategy And Design-for-Testability Research Based On Network-on-Chip
50.
Study And Design Of IX Bus In Network Processor
51.
The Research And Realization Of Key Technology For NoC
52.
Scheduling In Network-on-Chip
53.
The Research On NoC Test Scheduling And Mapping Method Concerning Low-Power
54.
Research Of Fault Tolerant Arithmetic For Handing Transient Failures In A Network On Chip
55.
The Research On Low-Energy And Low-Latency Of Network-on-Chip
56.
Research Of High-speed Low-power Interconnect Based On NoC System
57.
Research Of Design Technology For NoC's Communication-Node
58.
Study Of Dynamic Reconfigurable Neural Network And Method Of Gas Recognition
59.
Design Network Access Controller For NoC-Based MPSoC
60.
Performance Evaluation For Various Network-on-Chip Topologies
<<First
<Prev
Next>
Last>>
Jump to
