Font Size:
a
A
A
Keyword [Min-sum Algorithm]
Result: 1 - 20 | Page: 1 of 3
1.
Design And Optimization Of Decoder Of LDPC Code Based On WiMax 802.16e Standard
2.
The Research And FPGA Realization Of LDPC In DMB-TH System
3.
Research On LDPC Decoding Algorithm And Hardware Implementation
4.
Study And Design Of Low-Density Parity-Check Codes
5.
Design Of Codec For Quasi-cyclic LDPC Codes And Its FPGA Implementation
6.
Research On Construction And Decoding Algorithm Of Nonbinary Low-Density Parity-Check Codes
7.
Research And Implement Of Encoding And Decoding Of LDPC Codes Based On IEEE802.16e
8.
Algorithm Of LDPC Codes And ASIC Implementation
9.
The Research And FPGA Realization Of LDPC In DMB-T System
10.
On The FPGA Design And Implementation Of The IEEE802.16e LDPC Decoder
11.
Study On Quasi-cyclic LDPC Codes And Its FPGA Implementation
12.
The Research On Min-sum Algorithm Of Two Guards In The Simple Polygon
13.
VLSI Design And Implementation For Low-complexity LDPC Decoder
14.
Vlsi Design And Implementation For Low-complexity Ldpc Decoder
15.
Ldpc Code Decoding Algorithm Based On The Apsk (psk) Modulation
16.
Based On Ldpc Codes, Dmb-th Codec Research And Design
17.
Chinese Terrestrial Digital Tv Transmission Standard Codec Fpga Design
18.
Research On Encoding And Decoding Algorithm For LDPC Codes In CMMB System
19.
Research On Decoding Algorithms For Non-binary LDPC Codes
20.
Research And Implementation Of Encoding And Decoding Algorithm Of LDPC
<<First
<Prev
Next>
Last>>
Jump to
