Font Size:
a
A
A
Keyword [Majority logic decoding]
Result: 1 - 6 | Page: 1 of 1
1.
Studies On Decoding And Application Of Low-Density Parity-Check Codes
2.
Research On Dynamic Scheduling And Decoding Algorithm For Nonbinary LDPC Codes
3.
Method Research About Correction For Soft Error And Detection For NBTI Induced Error Based On ECC Circuit
4.
Simulation For High Density Flash Memory Channel And Research On Low Complexity Error Correction Method
5.
Decoding Research Based On Majority-Logic Algorithms For NB-LDPC Code And FPGA Implementation
6.
Efficient decoder design for error correcting codes
<<First
<Prev Next>
Last>>
Jump to
