Font Size: a A A
Keyword [Low jitter]
Result: 81 - 91 | Page: 5 of 5
81. Design Of High Speed And Low Jitter Clock Data Recovery Circuit Without Reference Clock
82. Study And Design Of Low Jitter Frequency Synthesizer Based On Ring Oscillator
83. Design Of Low Noise Clock Multiphase Generator
84. Research And Implementation Of Low Jitter Timing Synchronization Technology Based On GA-TED
85. Design Of Broadband Reconfigurable Low Jitter Phase-locked Loop
86. Design Of Phase-locked Loop With High Supply Noise Rejection Ability
87. Design Of High-performance Current-mode Adaptive Bandwidth Phase-locked Loop
88. Design Of Low-jitter PLL For High-speed Serial Interconnection
89. A Multiplying Delayed Phase-locked Loop With Low Jitter And Uniform Phase Separation
90. Design Of A Low Jitter Sub-sampling Phase Locked Loop For TDC
91. Research On Clock Data Recovery Circuits In Optical Communications
  <<First  <Prev  Next>  Last>>  Jump to