Low Power Design - Globe Thesis

Keyword [Low Power Design] Result: 121 - 140 \| Page: 7 of 10
121.	Research On Key Technologies Of Scalable 64-Core Processor-Single Core, Accelerator-Rich Architecture And Realization Of H.264 Decoder
122.	Design Of 16 Bits MCU Based On Low Power Optimization Technique
123.	Low Power Design And Optimization For Multi-Core Micro Processors
124.	The Research And Implementation Of Capacitive Touch Sensor Based On Third-order Sigma-deltaADC
125.	Research And Implementation Of Low Power Design Based On Clock Network
126.	Reacarch On IR Drop Analyse Of SOC Low Power Chip Design
127.	NFC Application Oriented Design Of Digital Baseband Of Low Power Electronic Tag
128.	Design Of A Self-aware Dynamic Power Management Module For SoC
129.	The Key Technology Of High Speed Image Data Real-time Storage And Display
130.	Low Power Design And Aging Resistance Technique For Integrated Circuit Using A Linear Programming Approach
131.	Hardware Design Of Link Layer For Bluetooth Low Energy 4.0
132.	The Design Of HCI Layer Of Bluetooth Low Energy
133.	Low Power Design For CPU Of Baseband Chip
134.	Design And Verification Of CPU Profiling Timer Based On Mobile Baseband
135.	Low Power Design And Verification Of A SoC Chip With Two Core
136.	Low Power Design And Implementation Of Cortex-A7 Quad-Core CPU
137.	Design For Testability Of YHFT-XX Chip Test Low Power Design And Optimization
138.	SoC Low Power Design And Implementation Based On Multi-Bit Flip Flop
139.	Design And Implementation Of Chinese Standards UHF RFID Tag's Baseband Compatible With TTO Mode
140.	A Research And Design Of Multi-passband Complex Filter
<<First <Prev Next> Last>> Jump to