Keyword [Low Jitter] Result: 21 - 40 | Page: 2 of 5 21.  Design Of1.2Gbps Serializer/Deserializer For Data Transmission 22.  A Fast-Locking Low-Jitter Pulsewidth Control Loop For High-Speed Pipelined ADC 23.  Design And Implementation Of A Phase-locked Loop With Multi-phase And Low-jitter In40nm CMOS Process 24.  The Key Technologies Of On-chip Resonant Clock Distribution Network With Low Skew And High Energy Efficiency 25.  The Research On Low Jitter PLL For High-performance CPUs 26.  Design Of Single-event Transients Hardening And Low Jitter Phase-locked Loops 27.  Research Of Delay Locked Loop With Low Jitter 28.  Research And Design Of Low Jitter Phase_locked Loop For High Speed LVDS Interface 29.  Design Of A Novel Charge Pump Phase-locked Loop 30.  Research On Key Techniques Of Radio Resource Allocation In Relay-enhanced Cellular Networks 31.  Design Of Radiation Hardened And Low Jitter Phase-locked Loops 32.  Research & Design On Fast-locked High-speed And Low-jitter Clock Generator 33.  Design Of A High-Speed Low-Jitter CMOS Clock Stabilization Circuit 34.  The Design And Implemention Of 3.52GHz Low Jitter Frequency Source 35.  Design Of Low Jitter Phase-locked Loops With Wide Frequency Range 36.  Design Of Delay Locked Loop For Clock Generator 37.  The Research And Design Of Low Spur Low Jitter Phase Locked Loop In CMOS Process 38.  Design Of 5GHz PLL In 40nm CMOS 39.  Design Of Frequency-locked Loop For 12.5GB/s SerDes CDR 40.  Frequency Source Design Based On FMCW RADR System   <<First  <Prev  Next>  Last>>  Jump to

Globe Thesis Copyright © 2023. All Rights Reserved. | Privacy | Copyright | Contribute | About | Contact | RSS