Font Size:
a
A
A
Keyword [Log-MAP Algorithm]
Result: 21 - 37 | Page: 2 of 2
21.
Apply Of Turbo Code In LTE System And FPGA Implement
22.
Implement Of Turbo Codes Encoder And Decoder Based On FPGA
23.
The Design And Implementation Of A Multiple Modes Turbo Decoder IP Core
24.
Research On Technologies Of Turbo Equalization
25.
The Research And Design Of Dual-mode Decoder Based On LDPC/Turbo Code
26.
Investigation On Graph-Based Decoding For Correcting Synchronization Errors
27.
FPGA Design Of The Pure Integer Arithmetic Parallel Turbo Encoder And Decoder
28.
Investigation On Graph-based Decoding Schemes For LDPC Codes
29.
Research On The Compatibility Of Turbo Codec And Its FPGA Implementation
30.
Research And Implementation Of Phase Modulation Receive Technology In Cognitive Frequency Hopping System
31.
Design And FPGA Implementation Of Memory Reduced Turbo Code Decoder Architecture Based On The Reverse Recalculation And Linear Estimation
32.
Research And Implementation Of Turbo Codec Based On FPGA
33.
FPGA Implementation Of Turbo Codec In Direct Spread Communication System
34.
An FPGA implementation of RM-BTC codec using Log-MAP algorithm
35.
DSP implementation of turbo decoder using the Modified-Log-MAP algorithm
36.
Design and implementation of non-binary convolutional turbo codes
37.
Research On Low Complexity CPM Demodulation Algorithm And Its Robustness
<<First
<Prev
Next>
Last>>
Jump to
