Font Size:
a
A
A
Keyword [IDCT]
Result: 41 - 60 | Page: 3 of 3
41.
Mismatch Of Inverse Discrete Cosine Transform And Its Fixed-point Implementation
42.
The Research Of H.264Video Decoder Base On FPGA
43.
H.264 Video Decode Based On CUDA
44.
VLSI Design Of2D IDCT Architecture Based On HEVC
45.
Research And Implementation Of CUDA-based H.264 Video Decoding Algorithm
46.
HEVC IDCT/IDST VLSI Architecture For UHDTV
47.
Design Of A Fast IntDCT/IDCT Algorithm And Its Implementation For HEVC Standard
48.
DCT And IDCT Circuit Design And Its FPGA Implementation For Video Codec
49.
Research For The Implementation And Optimization Technology Of Typical Image Processing Algorithms On Xeon Phi
50.
Research Of Video Decoding Accelerated Method On Reconfigurable Multi-core Processors
51.
A Study On The Multi-dimensional DCT/IDCT Stereo Similar Butterfly Algorithm And Its Unit Pipeline Architectures
52.
Design And Implementation Of Low-Power Hardware Accelerators Based On CORDIC
53.
Efficient Implementation Method Of DCT/IDCT Based On VLIW Architecture
54.
Design Of H.264 Decoder Based On FPGA
55.
Research And Design Of High Performance JPEG Encoding And Decoding System
56.
Design And Optimization Of Reconfigurable Array For DCT And IDCT
57.
A distributed arithmetic-based CORDIC algorithm and its use in the FPGA implementation of the 2-D IDCT
58.
The influence of interaction and instructions on speech act data
59.
Architectures and algorithms for MPEG video coding
60.
Design And Algorithm Optimi-Zation Of AVS2 Video Player Based On FFmpeg On Android Platform
<<First
<Prev
Next>
Last>>
Jump to
