High-Speed Serdes - Globe Thesis

Font Size: a A A

Keyword [High-Speed Serdes] Result: 1 - 20 \| Page: 1 of 2
1.	Researches On The Key Technologies Of The High-Speed SERDES Interface Chip Design
2.	Research And Implementation Of PCI Express Physical Layer
3.	High-Speed SerDes Test Design
4.	High-speed SerDes Transmitter Design And Implementation
5.	Design Codec And Transceiver Circuit For High-Speed SerDes Interface
6.	The Key Circuits Design Of High-speed SERDES Interface
7.	High-Speed SERDES Interface Modeling And The Design Of PLL
8.	Design Of CDR And FFE In 20Gb/S High-Speed SerDes
9.	Research On Jitter Simulation Technology Applied In High-Speed SerDes Chip
10.	Design Of Adaptive Equalizer And VCO In High-speed SERDES
11.	Design Optimization For High-Speed SerDes Physical Layer Based On High-Order Signaling Techniques
12.	Researches On The Key Technologies Of 2.5Gbps High-speed SerDes Circuit Based On 8B/10B Encoder And Decoder
13.	Design Of Eight-phase VCO For High-Speed SerDes Application
14.	Research On Test Method Of 10.3125Gbps High-speed SERDES Chip
15.	Research And Design Of Clock And Data Recovery In High-speed SerDes
16.	Research On Design Of The Clock Recovery Circuit For High-Speed SerDes System
17.	Single Event Transient Effect And Its Mitigation In PI-based CDR
18.	Design Of FPGA-based High-speed SerDes Serial Interface Module Transmitter
19.	Research Of PLL Circuit In High Speed SerDes
20.	High-speed SerDes Transmitter Interface Design Based On JESD204B Protocol
<<First <Prev Next> Last>> Jump to