Font Size:
a
A
A
Keyword [High Level Synthesis]
Result: 61 - 80 | Page: 4 of 7
61.
Research On High Level Synthesis Optimization Methods Based On Genetic Algorithm
62.
Research Of Scalability On FPGA-based Neural Network Accelerator
63.
A HLS-based Small Step Electromagnetic Transient Simulation System
64.
Design And Implementation Of FPGA-based Binocular Stereo Vision System
65.
Design And Optimization Of FIR Filter Based On HLS Compiler
66.
Research On Convolutional Neural Network Acceleration Framework For Cloud-based FPGAs
67.
Hardware Implementation Of Small Target Detection And Encoding Algorithm For Infrared Image
68.
Implementation And Rapid Deployment Of Embedded Convolutional Neural Networks Based On APSoC Architecture
69.
The Design Of Sign Language Recognition System Based On Multi-sensor And Zynq
70.
Accelerated Design And Implementation Of SSD Algorithm Based On FPGA
71.
Software And Hardware Co-Design Of Haze Removal Using Dark Channel Prior Based On Zynq
72.
Software And Hardware Co-design Of Image Registration And Mosaic Based On Zynq
73.
Research On Infrared Image Intelligent Recognition Algorithm And Hardware
74.
Design And Implementation Of Target Detection System Based On Heterogeneous Computing Platform
75.
Application Research And Design Of Deep Neural Network Based On FPGA
76.
Interconnect-aware scheduling and resource allocation for high-level synthesis
77.
Exploration of high-level synthesis techniques to improve computational intensive VLSI designs
78.
High Level Synthesis and Evaluation of an Automotive RADAR Signal Processing Algorithm for FPGA
79.
FPGA Implementation of QR Decomposition Algorithms Using High-Level Synthesis on Zynq So
80.
Automated Generation of Banked Memory Architectures in the High-Level Synthesis of Multi-Threaded Softwar
<<First
<Prev
Next>
Last>>
Jump to