Gate level - Globe Thesis

Keyword [Gate level] Result: 21 - 40 \| Page: 2 of 3
21.	Research On The Testing Technology Of PCI Express IP Core Embedded In Ten Million Gate Level FPGA
22.	Gate-level Hardware Trojan Detection Method Based On Machine Learning
23.	Satisfiability based sequential test generation and design for testability for mixed register-transfer/gate-level circuits
24.	Gate level pipelining optimization, energy estimation, and design for test techniques for asynchronous null convention circuits using industry-standard design tools
25.	Gate-level techniques for low power and reliable circuit design
26.	Prototyping the simulation of a gate level logic application program interface (API) on an explicit-multi-threaded (XMT) computer
27.	System and Gate-level Dynamic Electrothermal Simulation of Three Dimensional Integrated Circuits
28.	Synthesis of classical and non-classical CMOS transistor fault models mapped to gate-level for reconfigurable hardware-based fault injectio
29.	Asynchronous logic with gate level pipelining
30.	Design mapping algorithms for hybrid FPGAs
31.	A gate-level timing model for SOI circuits
32.	Microarchitectural synthesis for self-testable VLSI designs
33.	Gate-level Netlist Hardware Trojan Detection Based On Machine Learning
34.	A Hardware Trojan Detection Method Based On Structural Features Of Trojan And Host Circuits
35.	Research On Key Technology Of Hidden Hardware Trojan Multidimensional Diagnosis
36.	Research On The Circuit Partitioning Algorithm Of Gate-level Parallel Simulation In EDA
37.	Research And Implementation Of Parallel Simulation Acceleration System Based On Gate-Level Netlist
38.	Research On Gate-Level Netlist Components Identification Based On Deep Graph Attention Networks
39.	Mixed Mode Hardware Trojan Detection Based On Machine Learning
40.	General Semantic Modeling And Application Of Gate-level Netlists For Digital Circuits
<<First <Prev Next> Last>> Jump to