Font Size: a A A
Keyword [Frequency Detector]
Result: 21 - 40 | Page: 2 of 4
21. ADPLL Design For Application In SoC
22. Adpll Design For Application In Soc
23. Based On Sige Bicmos Process, The High-speed, Low-power Phase-locked Loop Design
24. The Research And Design Of TD-SCDMA Divider
25. Research And Design Of The Key Modules In Frequency Synthesizer In UHF RFID Receiver
26. Design Of Quick Lock Non-Oscillator Phase Locked Loop
27. A Reaserch Of Phase Locked Loop Design Applying To Universal Serial Bus Equipment
28. Research On Some Key Technologies Of EAS Acoustic Magnetic Anti-theft System
29. The Design Of480MHz Phase Locked Loop For USB2.0
30. Rapid Lock CMOS Charge Pump PLL
31. Analysis And Design Of A CMOS Charge Pump PLL
32. Study On Phase Noise Modeling Of Fractional-N Frequency Synthesizers
33. Research And Design Of A DLL-Based Clock Generator In Time-Interleaved ADC
34. Design And Implementation Of A High Speed Phase Locked Loop
35. Design Of PFD And CP In PLL
36. Research And Design Of The Key Modules Of Frequency Synthesizer
37. Design Of PFD And CP Used In Phase-Locked Loop Of Radio Frequency
38. Design Of Low Voltage Low Power PFD And CP
39. Key Technologies Research Of 12.5Gb/S SerDes Receiver And High-speed Low-power Demultiplexer
40. Design And Study On The PLL Of Satellite Navigation Receiver Application
  <<First  <Prev  Next>  Last>>  Jump to