Font Size: a A A
Keyword [Floorplanning]
Result: 21 - 40 | Page: 2 of 2
21. Research On Multi-Project Wafer Floorplanning And Dicing Algorithms
22. Floorplan And Power/Ground Network Co-design Technique
23. TSVs-aware Floorplanning For3D Integrated Circuit
24. Research And Implement Of Topology-aware Floorplanning For3D Application-specific Network-on-chip Synthesis
25. Multi-agent Evolutionary Algorithm For Floorplanning And Three-dimensinoal Bin Packing Problem
26. Floorplanning For Multi-Voltage System-on-Chips
27. Topology Generation And Floorplanning For Application-specific 3D Network-on-chip
28. Sloving Floorplanning And Three-dimensional Bin Packing Problems Based On Moving Modal Sequence And Memetic Algorithms
29. Floorplanning And Fault Tolerance TSV Planning For Three Dimensional Integrated Circuits
30. Dynamically Reconfigurable Topology Generation Methods For Application-Specific Network-on-Chips
31. The Influence On VLSI Design Performance By Constraints In Floorplanning
32. Task Scheduling And Floorplanning Algorithm In Dynamically Reconfigurable Systems
33. Research On 3D On-chip Network Layout Optimization Algorithm Based On Quantum Particle Swarm Optimization
34. Based On Several Key Technologies In The Design Phase Of The Network
35. The Algorithms For The 2D Rectangle Packing Problem And The VLSI Floorplanning Problem
36. Unification of VLSI placement and floorplanning
37. An interconnect-driven system-on-chip floorplanning framework
38. Floorplanning algorithms for VLSI physical design automation
39. Resource aware floorplanning of partially reconfigurable designs on heterogeneous FPGA
40. Research And Implementation Of 3D IC's Floorplanning Method
  <<First  <Prev  Next>  Last>>  Jump to